TRELA Trusted and RELiable Architectures Lab

Building chips you can trust

The Trusted and RELiable Architectures (TRELA) Lab at UC San Diego, directed by Prof. Yiorgos Makris, designs integrated circuits and systems that are secure, trustworthy, and dependable. We combine machine learning, statistical analysis, and hardware design to detect malicious hardware, protect intellectual property, cut the cost of testing, and extend the idea of a chip fingerprint to biology.

282 publications
64 journal articles
193 conference papers
$19.7M sponsored research
44 alumni in academia & industry

What we work on

Research highlights

Our most cited work. TRELA’s research has been cited more than 8,000 times, with an h-index of 44 (Google Scholar).

Conference Hardware Trojan Detection using Path Delay Fingerprint
Y. Jin, Y. Makris
Proceedings of the IEEE International Workshop on Hardware Oriented Security and Trust (HOST)  ·  2008 Cited by 900+
Journal Counterfeit Integrated Circuits: A Rising Threat in the Global Semiconductor Supply Chain
U. Guinn, K. Huang, D. DiMase, J. M. Carulli Jr., M. Tehranipoor, Y. Makris
Proceedings of the IEEE (P.IEEE)  ·  2014 Cited by 800+
Conference Experiences in Hardware Trojan Design and Implementation
Y. Jin, N. Kupp, Y. Makris
Proceedings of the IEEE International Workshop on Hardware Oriented Security and Trust (HOST)  ·  2009 Cited by 300+
Journal Proof-Carrying Hardware Intellectual Property: A Pathway to Trusted Module Acquisition
E. Love, Y. Jin, Y. Makris
Special Issue on Integrated Circuits and System Security of the IEEE Transactions on Information Forensics and Security (TIFS)  ·  2012 Cited by 200+
Journal Hardware Trojans in Wireless Cryptographic Integrated Circuits
Y. Jin, Y. Makris
Special issue of IEEE Design & Test of Computers (D&T) on Verifying Physical Trustworthiness of Integrated Circuits and Systems  ·  2010 Cited by 180+
Conference Hardware Trojan detection through golden chip-free statistical side-channel fingerprinting
Y. Liu, K. Huang, Y. Makris
Proceedings of the ACM/IEEE Design Automation Conference (DAC)  ·  2014 Cited by 170+

Latest news

Welcome, Christos Koutoulis!

Christos Koutoulis is the newest Ph.D. member of the TRELA Lab. Christos, welcome!

TRELA is now at UC San Diego

The Trusted and RELiable Architectures (TRELA) Lab has a new home at UC San Diego. We continue our work on trusted and reliable integrated circuits and systems, from hardware security and machine learning-based test to analog/RF ICs and bio-security primitives.

Prof. Makris elevated to IEEE Fellow

Prof. Yiorgos Makris has been elevated to the rank of IEEE Fellow, Class of 2025. UT Dallas news coverage.

New SRC project on generative AI-based test generation

The Semiconductor Research Corporation (SRC) is funding our project “Generative AI-based Test Generation for Mixed-Signal Integrated Circuits” (2025 to 2028), which explores how large language models can learn to generate tests for integrated circuits.

Supported by